Formal Verification of Functional Properties of an SCR-style Software Requirements Specification using PVS *

Proceedings of Tools and Algorithms for the Construction and Analysis of Systems, 8th International Conference (TACAS 2002), LNCS 2280

Taeho Kim¹,², David Stringer-Calvert² and Sungdeok Cha¹

¹ Department of Electrical Engineering and Computer Science and Advanced Information Technology Research Center (AITrc), Korea Advanced Institute of Science and Technology (KAIST) Taejon 305-701, Korea
{thkim, cha}@saimosa.kaist.ac.kr
² Computer Science Laboratory, SRI International Menlo Park CA 94025, USA
dave_sc@cs1.sri.com

Abstract. Industrial software companies developing safety-critical systems are required to use rigorous safety analysis techniques to demonstrate compliance to regulatory bodies. While analysis techniques based on manual inspection have been successfully applied to many industrial applications, we demonstrate that inspection has limitations in locating complex errors in software requirements.

In this paper, we describe the formal verification of a shutdown system for a nuclear power plant that is currently operational in Korea. The shutdown system is an embedded real-time safety-critical software, and has a description in a Software Cost Reduction (SCR) style specification language. The key component of the work described here is an automatic method for translating SCR-style Software Requirements Specifications (SRS) into the language of the PVS specification and verification system. A further component is the use of property templates to translate natural language Program Functional Specifications (PFS) into PVS, allowing for high-assurance consistency checking between the translated SRS and PFS, thereby verifying the required functional properties.

1 Introduction

Various approaches have been suggested for developing high-quality requirements specifications and conducting cost-effective analysis. Although inspection [1] can, in principle, detect all types of errors in requirements, experience in conducting inspections on the Software Requirements Specification (SRS) for

* This work was supported by the Korea Science and Engineering Foundation through the Advanced Information Technology Research Center and by the National Science Foundation under grants CCR-00-82560 and CCR-00-86096.
the Wolsung\footnote{The Wolsung nuclear power plant in Korea, used as a case study in this paper, is equipped with a software-implement emergency shutdown system.} shutdown system number 2 (SDS2) revealed that inspection has potentially lethal limitations in demonstrating safety.

The Wolsung SDS2 is designed to continuously monitor the reactor state (e.g., temperature, pressure, and power) and to generate a trip signal (e.g., shutdown command, and display) if the monitored variables exceed predetermined safety parameters. The SDS2 SRS specifies 30 monitored variables (inputs from the environment), 59 controlled variables (outputs to the environment), and 129 computational functions relating them. The SRS is 374 pages in length and was subject to four relatively minor releases in less than a year. Inspection of the initial release of the SRS, conducted by four staff members, to validate consistency between the SRS and the natural language Program Functional Specification (PFS) took about 80 staff hours of formal inspection meetings, during which only 17 trivial notational errors and incomplete definitions in the PFS and SRS were discovered.

This experience with manual inspection motivated research to explore more robust and rigorous methods of analysis. To this end, (1) we provide an automatic method for translating SRS into the language of the PVS specification and verification system\cite{2}, and we implemented a tool for editing and translating, and (2) we translate from PFS into PVS using property templates and cross reference. Last, (3) we verify the consistency between translated SRS and PFS. In this case study, we concentrate on one trip condition (PDL trip), among three trip conditions, for which SRS is 22 pages, and PFS is 4 pages. The whole SRS for SDS2 is 374 pages, and the whole PFS is 21 pages.

Even though our example case study is in the nuclear domain, we believe the verification procedures we propose are general and applicable to wide range of safety-critical systems.

The rest of our paper is organized as follows. In Section 2, we review how an SCR-style software requirements specification, which is used in Wolsung SDS2, is organized. Section 3 describes the verification procedure developed, detailing the case study of the Wolsung SDS2, and Section 4 discusses results and comparisons with other approaches. Finally, Section 5 concludes this paper.

2 Background

2.1 SCR-style SRS

An SCR-style formal specification\cite{3} has four key attributes:

- Variable definitions
- Functional overview diagrams (FODs)
- Structured decision tables (SDTs)
- Timing functions

It is slightly different from the SCR specification language developed by researchers at the Naval Research Laboratory and supported by the SCR* toolset
The difference lies in how primitive functions are described – where SCR style uses a time-triggered AND-OR table, the SCR* uses an event-action table format. A system written in SCR-style requirements is designed to read monitor variables for an external environment (e.g., temperature, pressure, and power) and to generate control values (e.g., a shutdown command).

The detailed description of the attributes of an SCR-style SRS as follows:

Variable definitions: The interface between the computer system and its environment is described in terms of monitored and controlled variables. Monitored variables, whose names start with the m_ prefix, refer to the inputs to the computer system, and controlled variables, whose names start with the c_ prefix, refer to the outputs from the computer system. A variable may be analog or digital.

Functional Overview Diagrams (FODs): An FOD illustrates, in a notation similar to data flow diagrams, a hierarchical organization of functions. A group, denoted by the g_ prefix, consists of subgroups or basic functions. Each basic function name starts with the f_ prefix. For example, the group g_Overview, illustrated in figure 1.(a), is refined into g_ProcessInputs, g_PDL, g_PZL, g_SLL groups as shown in figure 1.(b). The g_ProcessInputs is a preprocessor for the system. g_PDL, g_PZL, and g_SLL are trip signals for returning the system to a safe state.

Similarly, the group g_PDL is composed of six basic functions and two timing functions as shown in figure 1.(c). A basic function is a mathematical function with zero delay and are specified in a structured decision table. Outputs are synchronous with inputs in a basic function. The s_ prefix denotes a state name, used to store the previous value of a function, that is, with one clock delay. Timing functions are drawn as a bar (|), for example, t_Pending and t_Trip in figure 1.(c).

In addition to the hierarchical relations, the FOD specifies inputs, outputs, and internal data dependencies among various components. Such data dependencies implicitly dictate the proper order of carrying out a set of functions. For example, in figure 1.(c), the output of the f_PDLsnr1 function is used as an input to the f_PDLtrip function, and the latter function therefore may be invoked only when the former is completed. This is the same concept used in dataflow languages such as LUSTRE [5].

Structured Decision Table (SDT): The required behavior of each basic function is expressed in a tabular notation, called SDT, as shown in figure 2. The function f_PDLcond produces an output, whose value is either k_CondOut or k_CondIn. The k_ prefix indicates a constant value.

Condition macros are a substitution for specific conditions. For example, lines 2–5 of the condition macros in figure 2 define the macro w_FLogPDLcondLo [f_FLog]. If f_FLog<k_FLogPDLLo-k_CondHys, w_FLogPDLcondLo [f_FLog] is denoted “a” according to line 3.

As shown in the second column in the SDT, this function returns the value k_CondOut when the value m_PDLcond is equal to k_CondSwLo and w_FLogPDLcondLo [f_FLog] is equal to a. The ‘-’ entries denote the ‘don’t care’ condition.
Fig. 1. Examples of the function overview diagram
1: Condition Macros:
2: w\_FlogPDLCondLo[\_Flog]
3: a \ f\_Flog < k\_FlogPDLLo - k\_CondHys
4: b \ f\_FlogPDLLo - k\_CondHys <= \ f\_Flog < k\_FlogPDLLo
5: c \ f\_Flog >= k\_FlogPDLLo
6: w\_FlogPDLCondHi[\_Flog]
7: a \ f\_Flog < k\_FlogPDLHi - k\_CondHys
8: b \ f\_FlogPDLHi - k\_CondHys <= \ f\_Flog < k\_FlogPDLHi
9: c \ f\_Flog >= k\_FlogPDLHi

<table>
<thead>
<tr>
<th>CONDITION STATEMENTS</th>
<th>F F F F F F F F F</th>
</tr>
</thead>
<tbody>
<tr>
<td>m_PDLCond = k_CondSwLo</td>
<td>T T T T</td>
</tr>
<tr>
<td>w_FlogPDLCondLo[_Flog]</td>
<td>a b b c - - - -</td>
</tr>
<tr>
<td>w_FlogPDLCondHi[_Flog]</td>
<td>- - - - a b b c</td>
</tr>
<tr>
<td>s_PDLCond = k_CondOut</td>
<td>- T F - - F - -</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ACTION STATEMENTS</th>
<th>X X X X</th>
</tr>
</thead>
<tbody>
<tr>
<td>t_PDLCond = k_CondOut</td>
<td>X X X</td>
</tr>
<tr>
<td>k_PDLTripTo = k_PDLTrip</td>
<td>X X</td>
</tr>
</tbody>
</table>

Fig. 2. The SDT for t\_PDLCond

**Timing function**: Timing functions are used for specifying timing constraints and real-time behavior. A prototype of a timing function is:\n\texttt{t\_Wait(t, C(t), Time\_value, tol)}, where \( C(t) \) is a logical condition at time \( t \), the \( Time\_value \) is a time interval, and \( tol \) is an acceptable time deviation. Intuitively speaking, the function stays true during \( Time\_value \) when the immediately previous value of the function is false and \( C(t) \) is true at time \( t \). The \( t\_Wait \) at time 0 is \texttt{FALSE}. The formal semantic definition of a timing function is:
\[
t\_Wait(C(t), Time\_value, tol) =
\begin{cases}
\text{true} & \text{if there exists an instant in time, } s \in [t - Time\_value, t] \\
& \text{such that } C(s), \text{ and } t\_Wait(C(t, s - c), Time\_value, tol) \\
\text{false} & \text{otherwise, including at } t = 0
\end{cases}
\]
For example, \( t\_Trip \) in figure 1.(c) is defined such that:
\[
t\_Trip = t\_Wait(C, k\_PDLTrip, k\_PDLTripTo) \\
\text{where } C = (f\_FaveC >= k\_FaveCPDL \text{ AND } t\_Pending = \text{false AND s\_Pending = true})
\]
This means that \( t\_Trip \) is true between time \( t \) and time \( t + k\_PDLTrip \) when \( t\_Trip \) is false at time \( t - c \), and \( f\_FaveC >= k\_FaveCPDL \text{ AND } t\_Pending = \text{false AND s\_Pending = true}. \) The \( k\_PDLTripTo \) is the tolerance of \( k\_PDLTrip \).

2.2 Program Functional Specification (PFS)

A program functional specification (PFS) is a system specification written in natural language (English for Wolfsun SDS2), as prepared by domain experts. The structure is highly intuitive, and an example is shown in figure 3. The PFS for SDS2 is 21 pages, and PDL trip in this case study accounts for 4 pages.
PHT Low Core Differential Pressure (PDL)

1: The PHT Low Core Differential Pressure (ΔP) trip parameter includes both
2: an immediate and a delayed trip setpoint. Unlike other parameters, the ΔP
3: parameter immediate trip low power conditioning level can be selected by the
4: operator. A switch is connected to a D/I, and the operator can choose
5: between two predetermined low power conditioning levels.
6: The PHT Low Core Differential Pressure trip requirements are:
7: ......
8: Determine the immediate trip conditioning status from the conditioning level
9: D/I as follows:
10: 1. If the D/I is open, select the 0.3%FP (Full Power) conditioning level.
11: 2. If \( \phi \text{LGC} < 0.3\%FP - 50mV \), condition out the immediate trip.
12: 3. If \( \phi \text{LGC} >= 0.3\%FP \), enable the trip.
13: ......
14: g. If no PHT \( \Delta P \) delayed trip is pending or active then execute a delayed
15: trip as follows:
16: 1. Continue normal operation without opening the parameter trip D/O for
17: nominally three seconds.
18: 2. After the delay period has expired, open the parameter trip D/O
19: if \( f_{AV\text{EC}} \) equals or exceeds 80%FP.
20: 3. Do not open the parameter trip D/O if \( f_{AV\text{EC}} \) is below 80%FP.
21: 4. Once the delayed parameter trip has occurred,
22: keep the parameter trip D/O open for one second.
23: ......
24: h. Immediate trips and delayed trips (pending and active) can occur simultaneously.
25: ......

Fig. 3. Example of program functional specification

3 Verification of SCR-style SRS
3.1 Translation from SCR-style SRS to PVS

We describe a translation procedure of SCR-style SRS as embodied in our tool, and its application to the specific case study of the Wolseley SDS2 SRS. The translation procedure consists of five steps:
1. Definition of time (tick) model elements
2. Definition of types and constants
3. Definitions of types for monitored and controlled variables
4. Translation of SDTs
5. Definition and translation of timing functions

Step 1. Definition of time model elements:
Time increases by a fixed period, so time can be specified using a tick, a positive number. A time is represented by the set of successive multiples of that period, starting from 0. This part is common through different specifications and is denoted in figure 4.\(^2\) Time is described in the type tick definition in line

\(^2\) The numbering on the left is merely a line number for reference in this paper, and is not part of the translation procedure or translated specification.
1, being declared as a \texttt{nat} (natural number). Line 2 defines \texttt{t}, representing a variable of type \texttt{tick}. In line 3, a constant \texttt{init} is defined to be 0, for use as the initial value of \texttt{tick}.

\begin{verbatim}
1: tick : TYPE+ = nat CONTAINING 0
2: t   : VAR tick
3: init : tick = 0
\end{verbatim}

\textbf{Fig. 4.} Step 1. Definition of model elements

\textbf{Step 2. Definition of types and constants:}

The type of a variable in SCR-style SRS is different for analog variables and digital variables. The type for an analog variable is declared to be a real number (or subtypes of real), and the type for a digital variable is a given enumeration. Trajectories of the value of variables with time are declared as functions from \texttt{tick} to the variable type.

Figure 5 shows the types and constant definitions used in the Wolsung SDS2. Line 1 shows the definition of \texttt{millivolt}, defined in the SCR style as an analog variable, so it is translated to the \texttt{real} type. Line 2 is a definition of \texttt{t_Milivolt} as a function from \texttt{tick} to \texttt{millivolt}. Line 4 is a definition of the \texttt{zero_one} type for a digital variable, defined as set type whose membership includes 0 and 1. In line 5, \texttt{undef} will be used for constants whose values are undefined. An undefined value will be assigned a value during later phases of the software development process. \texttt{k_trip} and \texttt{k_NotTrip} in lines 6 and 7 are constants of the digital variable type. Line 11 defines \texttt{to_TripNotTrip} as an enumeration of \texttt{k_trip} and \texttt{k_NotTrip}. Lines 12 and 13 define a function \texttt{t_TripNotTrip} from \texttt{tick} to \texttt{to_TripNotTrip}. This type includes the trivial function mapping from any \texttt{tick} value \texttt{t} to the constant \texttt{k_trip}. \texttt{to_CondInOut} is an enumeration type whose members are \texttt{k_CondIn} and \texttt{k_CondOut}. Line 15 is a function \texttt{t_CondInOut} from \texttt{tick} to \texttt{to_CondInOut}. Line 17 defines \texttt{enumabc} used within SDT. \texttt{enumabc} is an enumerative type for \texttt{a}, \texttt{b}, and \texttt{c}.

\textbf{Step 3. Definition of types for monitored and controlled variables:}

This step defines the types of the monitored and controlled variables using the definitions from step 2. The variables are defined in the form \texttt{variable : type}. Figure 6 is an example for monitored variable \texttt{m_Flog} and controlled variable \texttt{c_PDLTrip}. \texttt{m_Flog} is a type \texttt{t_Milivolt} in line 1 and \texttt{c_PDLTrip} is a type \texttt{t_TripNotTrip}.

\textbf{Step 4. Translation of SDTs:}

Functions in an SCR-style SRS are structured in a hierarchy. The lowest level of the hierarchy is an internal computation function expressed as an SDT or a timing function. The hierarchical information is not needed in the translation for checking functional correctness; hence, this step translates only the SDT and timing functions.

There are two kinds of function. One is a function that reads values at tick \texttt{t} and writes values at tick \texttt{t}. The other is a function which reads both values at tick \texttt{t} and at \texttt{t-1} and writes values at tick \texttt{t}. SCR-style SRS assumes that it takes zero time to execute a function.
1: millivolt : TYPE = real % analog variable
2: t_Millivolt : TYPE = [tick -> millivolt]
3:
4: zero_one : TYPE{ = {x:int | x=0 OR x=1} CONTAINING 0 % digital var.
5: undef : TYPE% undefined-value constant
6: k_Trip : zero_one = 0
7: k_NotTrip : zero_one = 1
8: k_CondIn : undef
9: k_CondOut : undef
10:
11: to_TripNotTrip : TYPE = {x:zero_one | x = k_Trip OR x = k_NotTrip}
12: t_TripNotTrip : TYPE% = [tick -> to_TripNotTrip]% function type from
13: CONTAINING lambda (t:tick) : k_Trip % tick to_TripNotTrip
14: to_CondInOut : TYPE = {k_CondIn, k_CondOut} % incl. to->k_Trip
15: t_CondInOut : TYPE = [tick -> to_CondInOut]
16:
17: enumabc : TYPE = {a,b,c}

Fig. 5. Step 2. Definition of types and constants

1: m_Flog : t_Millivolt % Type definition for monitored variable
2: c_PDLTrip : t_TripNotTrip % Type definition for controlled variable

Fig. 6. Step 3. Definition of types for monitored and controlled variables

Let f_output, f_input1, f_input2, and s_output be function names or variable names. The first kind of function is
f_output(t) = compute(f_input1(t), f_input2(t))

To compute f_output, it reads the values of the f_input1 and f_input2 at tick t
and then compute f_output at tick t. For this function, the translation template is

1: f_output(t:tick):value_type = compute(f_input1(t), f_input2(t))

If the condition macro is defined within compute, the macro should be locally defined by the LET ... IN construct. In this case, the translation template is

3

1: f_output(t:tick) : value_type =
2: LET
3: w_condition_macro : enumeration_type = condition_macro
4: IN
5: compute(f_input1(t), f_input2(t))

The second kind of function is

f_output(t) = compute(f_input1(t), s_output(t))
s_output(t) = \begin{cases} initial_value & \text{when } t = 0 \\ f_output(t - 1) & \text{when } t \neq 0 \end{cases}

3 In SCR-style SRS, functions and condition macros are defined as tabular notation, so condition_macro and computes in translated PVS specification are expressed as a TABLE ... ENDTABLE construct.
In the second kind of a function, there is a circular dependency among the $f_{output}$ and the $s_{output}$. The type checking of PVS does not admit circular dependencies in an explicit manner, so we use a definitional style with local definitions embedded within a recursive function, in this paper. The translation template for this kind of function introduces a local copy of the mutually dependent function.

1: $f_{output}(t\!::\!\text{tick}) : \text{RECURSIVE value_type} =$
2: LET
3: \hspace{1em} $s_{output} : [\text{tick}\!::\!\text{value_type}] = \text{LAMBDA} (tt\!::\!\text{tick}) :$
4: \hspace{2em} IF tt = 0 THEN initial_value
5: \hspace{2em} ELSE $f_{output} (tt-1)$
6: \hspace{1em} ENDIF
7: IN
8: \hspace{1em} output($f_{input} (t)$, $s_{output} (t)$)
9: MEASURE t
10: $s_{output} (t\!::\!\text{tick}) : \text{value_type} = \text{IF} t = 0 \text{ THEN initial_value}$
11: \hspace{2em} ELSE $f_{output} (t-1)$
12: \hspace{1em} ENDIF

The definition of $f_{output}$ is given in lines 1–9. Line 8 refers to $s_{output}$, but as $s_{output}$ is not defined until lines 10–12, so a local definition of $s_{output}$ is given within the function $f_{output}$ at lines 3–6. The keyword RECURSIVE is used to indicate a recursive function, and a MEASURE function provided to allow the type checker to generate proof obligations to show termination.

The translation of $f_{PDLCon}$ in figure 2 is shown in figure 7. $f_{PDLCon}$ at line 4 is recursively defined, so we define $f_{PDLCon}$ as a recursive function using RECURSIVE. And we define condition macro $w_{FlogPDLCon}$ and $w_{FlogPDLConHi}$ in lines 6–11.

We also explored an approach using AXIOMs to introduce mutually recursive functions. The approach separates the definition part and declaration part in a way similar to high-level languages, so it does not need local definition. However, a step-by-step proof may be required for safety auditing, so there is a tradeoff between automation and auditability. We chose to prefer automation, as an aid to finding errors quickly, rather than fully auditable verification.

The translated specification in this paper is more complex than the declarative style because of the local definition and recursive definition for circular dependent functions. The major advantage of the definitional style is that it enables greater automation of proofs. However, the step-by-step proof that may be required for safety auditing is sometimes difficult. The declarative style supports less automation for proving, but allows for auditing the proof. We recommend the declarative style for early prototyping and the definitional style for full specifications.

**Step 5. Definition and translation of timing functions:**

The semantics of timing functions in SCR-style SRS is given in figure 8. The function $\text{tuf}$ at lines 1–7 defines the output as FALSE when tick $t = 0$ and
Fig. 7. Example of definitional style of SRS (f_PDLCond and s_PDLCond)
TRUE for a specified time interval tv after triggering a condition to TRUE (i.e., that ts is a current tick, the output at ts-1 is FALSE, and the condition at ts is TRUE). The function twfs at lines 9–10 specifies a function from tick to an output(bool) to specify a sequence of the function twf.

<table>
<thead>
<tr>
<th>Line</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>twf(C::pred[tick], t::tick, tv::tick): RECURSIVE bool =</td>
</tr>
<tr>
<td>2</td>
<td>IF t = 0 THEN FALSE % initial value is FALSE</td>
</tr>
<tr>
<td>3</td>
<td>ELSE EXISTS (ts: {t::tick</td>
</tr>
<tr>
<td>4</td>
<td>(t-tv+1) &lt;= ts AND ts &lt;= t AND % During a time interval</td>
</tr>
<tr>
<td>5</td>
<td>(C(ts) AND NOT twf(ts-1)) % if it starts TRUE</td>
</tr>
<tr>
<td>6</td>
<td>ENDIF % with just before FALSE,</td>
</tr>
<tr>
<td>7</td>
<td>MEASURE t % output is TRUE</td>
</tr>
<tr>
<td>8</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>twfs(C::pred[tick], tv::tick): pred[tick] =</td>
</tr>
<tr>
<td>10</td>
<td>(LAMBDA (t::tick):twf(C,t, tv))</td>
</tr>
</tbody>
</table>

**Fig. 8.** Step 5 (1). The semantics of timing functions

An example of translating a specific timing function is given in Figure 9. Lines 1–2 define the condition used in timing function t_Trip. cycletime in line 3 is an interval between two consecutive executions.

<table>
<thead>
<tr>
<th>Line</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>C_Trip(t::tick) : bool = f_FaveC(t) &gt;= k_FaveCPDL AND</td>
</tr>
<tr>
<td>2</td>
<td>(NOT t_PENDING(t)) AND s_PENDING(t)</td>
</tr>
<tr>
<td>3</td>
<td>t_Trip(t::tick) : bool = twfs(C_Trip,k_trip/cycletime)(t)</td>
</tr>
</tbody>
</table>

**Fig. 9.** Step 5 (2). Translation of timing function

### 3.2 Translation from PFS to PVS

The Program Functional Specification (PFS) is translated into PVS to check consistency between the PFS and the SRS. In this paper, we extract properties to be checked from the PFS, but generally they are not limited to those from the PFS. FMEA (Failure Mode and Effects Analysis) results and domain experts’ knowledge also could be used to generate putative theorems that may be proven of the system under analysis.

The PFS is written in unconstrained natural language, so the translation cannot be easily automated. However, we propose a systematic two-phase process—the first phase is to define a cross-reference between terms in PFS and SRS. The second phase is to translate sentences in PFS into PVS. During the first phase, we can often find inconsistent terms, that must be resolved by the original specification authors. The second phase also cannot be automated, but there are three distinct classes, or ‘patterns,’ in the text of the PFS. Because of the real-time constraints involved, these patterns cannot be described in temporal logic classes such as LTL (Linear Temporal Logic) or CTL (Computational Tree Logic), so we directly encode in a classical logic. Many researches have proposed real-time extension of temporal logics, but there is no standard notation for this.

**Pattern 1** Input-Output specifications are requirements relating the input and output of functions. If \( f_{condition}(t) = k_{condition} \) at tick t, the output
\( f_{\text{output}} \) is \( k_{\text{output}} \). They can be described as an implication (with implicit universal quantification over tick \( t \)) as a relation:

\[
\begin{align*}
\text{theorem\_input\_output} & \quad : \text{THEOREM} \\
(f_{\text{condition}}(t) = k_{\text{condition}}) & \Rightarrow f_{\text{output}}(t) = k_{\text{output}}
\end{align*}
\]

(Pattern 2) Time-Duration specifications are real-time requirements such that if certain inputs are satisfied, the certain outputs should be maintained for a specified duration. If \( f_{\text{condition}}(t) = k_{\text{condition}} \) at tick \( t \), the output of the \( f_{\text{output}} \) is \( k_{\text{output}} \) between tick \( t \) and \( t + \text{duration} \).

\[
\begin{align*}
\text{theorem\_duration} & \quad : \text{THEOREM} \ \forall \{t:\text{tick}|t>0\} : \\
(f_{\text{condition}}(t) = k_{\text{condition}}) & \Rightarrow \\
(\forall \{t_i:\text{tick}|t_i \leq t \text{ and } t_i \leq t+\text{duration}\}) & \Rightarrow \\
f_{\text{output}}(t_i) = k_{\text{output}}
\end{align*}
\]

(Pattern 3) Time-Expiration specifications are real-time requirements such that if certain inputs are satisfied and a specified duration has elapsed, then a certain output should be generated. If \( f_{\text{condition}}(t) = k_{\text{condition}} \) at tick \( t \) and tick \( \text{duration} \) has elapsed, the output of the \( f_{\text{output}} \) is changed to \( k_{\text{output}} \).

\[
\begin{align*}
\text{theorem\_expiration} & \quad : \text{THEOREM} \ \forall \{t:\text{tick}|t>0\} : \\
(f_{\text{condition}}(t) = k_{\text{condition}}) & \Rightarrow \\
(0 \leq \text{duration}) & \Rightarrow f_{\text{output}}(t+\text{duration}+1) = k_{\text{output}}
\end{align*}
\]

The translation from PFS to PVS THEOREMS follows the example in figure 10, which shows the translation of the items from figure 3. Item e.1 in figure 3 is ‘If the D/I is open, select the 0.3\%FP (Full Power) conditioning level. If \( f_{\text{LOG}} < 0.3\%FP - 50mV \), condition out the immediate trip. If \( f_{\text{LOG}} = 0.3\%FP \), enable the trip.’ This sentence matches (Pattern 1), input-output specifications. ‘The D/I’ is described as ‘hand switch’ and ‘low power conditioning level’ in lines 3 and 4 in figure 3. So ‘the D/I’ is mapped to ‘\( \text{m\_PDLCond} \).’ And ‘the D/I is open’ means that \( \text{m\_PDLCond}(t) = k_{\text{CondSwLo}} \). In this state, ‘immediate trip’ is ‘condition out’ when \( f_{\text{LOG}} < 0.3\%FP - 50mV \). \( f_{\text{LOG}} \) is mapped \( f_{\text{FLog}} \) and 0.3\%FP is 2739 mv, that is, \( k_{\text{FLogPDLLo}} \). This information is described in an appendix of PFS and SRS. In this state, immediate trip should not operate (condition out). It can be written as \( f_{\text{PDLCond}} = k_{\text{CondOut}} \). In a similar way, ‘enable trip’ when \( f_{\text{LOG}} \geq 0.3\%FP \) translates THEOREM th_e1_2.

\[
\begin{align*}
\text{th\_e1\_1} : \quad & \text{THEOREM} \ (\text{m\_PDLCond}(t) = k_{\text{CondSwLo}} \ \wedge \ f_{\text{FLog}}(t) < 2739-50) \Rightarrow \\
& f_{\text{PDLCond}}(t) = k_{\text{CondOut}} \\
\text{th\_e1\_2} : \quad & \text{THEOREM} \ (\text{m\_PDLCond}(t) = k_{\text{CondSwLo}} \ \wedge \ f_{\text{FLog}}(t) \geq 2739) \Rightarrow \\
& f_{\text{PDLCond}}(t) = k_{\text{CondIn}}
\end{align*}
\]

Fig. 10. Example of translation from PFS to PVS THEOREMS

3.3 Verification

The translated specification is stored in a file for verification by PVS. The verification in PVS cannot be entirely automated, but we found that there is a pattern
when we prove similar properties. A proof template is \((\text{expand* "."}) (\text{grind :exclude "."})\) or \((\text{grind :exclude "."})\). The \(\ldots\) is related to the functions or definitions on the paths of dataflows. The PVS proof strategy \text{grind} tries to rewrite the definitions in all possible cases, and for circular definition it rewrites infinitely. So \(\ldots\) in \text{exclude} are definitions are circular dependency relations. \text{expand} is used for rewriting only one expansion of a definition. When we prove \text{THEOREM th\_e\_l\_1} and \text{THEOREM th\_e\_l\_2} in figure 3.2, \text{f\_PDLCond} is a recursive definition. So we can prove them by \((\text{expand "f\_PDLCond"}) (\text{grind :exclude ".f\_PDLCond\"})\).

4 Discussion

During our verification experience, we discovered notational errors, different terms for the same concepts, and hidden assumptions.

First, we found that different terms were used in PFS during the construction of the cross-references. For example, the \text{m\_PDLCond} is used as hand switch, low power conditioning level, and conditioning level. The \text{m\_PHTD} is used as Core Differential Pressure measurement, \(\Delta P_1\), and DP signal. The \text{f\_PDLTrip}, is used as the state of PHT low core differential pressure parameter trip, \(\Delta P_{\text{trip}}\), and parameter \text{trip}(D/O). Our method can be therefore valuable in encouraging that the PFS use terms in the same way that the SRS does.

Second, other different terms in the PFS are ‘condition out the immediate trip’ and ‘enable trip.’ The ‘condition out’ is actually the opposite of ‘enable’, but this is far from clear. Our analysis highlights such obfuscated wording, in figure 11. We present a modified PFS term, e. ‘the low power conditioning level’ from ‘the conditioning level’ in figure 3. The ‘condition in - enable’ is also modified to ‘disable - enable’.

---

e. Determine the immediate trip conditioning status from the low power conditioning level \(D/I\) as follows:

1. If the \(D/I\) is open, select the 0.3\%FP conditioning level. If \(\phi_{\text{LOG}} < 0.3\%FP - 50mV\), disable the immediate trip. If \(\phi_{\text{LOG}} \geq 0.3\%FP\), enable the immediate trip.

---

Fig. 11. Unambiguous PFS

Third, there are hidden assumptions, such as in the following PFS. The g.2 and g.3 in figure 3 are translated into figure 12 in PVS. But we could not prove the \text{THEOREM th\_inappropriate\_g.3}.

We investigated the reason and we concluded that there were hidden assumptions. Items g.2 and g.3 in figure 3 are not independent. In other words, the item g.3 can be true only if the item g.2 is true. ‘Once the delayed parameter trip has occurred’ does not mean ‘the delayed parameter trip has occurred’ directly, but it means \(f_{\text{AVEC}}\) equals or exceeds 80\%FP and then the delayed parameter trip has occurred. So the assumption the delayed parameter trip has occurred in item g.3 should be strengthened with items g.2.1 and g.2.2. As a result of this
Fig. 12. Example of inappropriate translation of PFS

investigation, we translated the above PFS into PVS specifications again, such as in figure 13. Then we succeeded in the proof of THEOREM th_appropriate_g.3. This error was not found through inspection, and is the kind of error that is difficult to find without formal analysis.

Fig. 13. Example of appropriate translation

Related work

The work presented here is complemented by ongoing work at McMaster University by Lawford et al. [6]. Using a similar case study, their work concentrates on verification of the refinement of the requirements in the SRS into design elements, also expressed in SCR, in the software design description (SDD). They use an extension of the 4-variable model of Parnas [7] into a relational setting, and claim that their approach is more intuitive for system engineers. Our goal in the present work is essentially the same - to develop easier-to-use verification approaches - for application to the earlier part of the software development process.

Another approach for formal validation of requirements from PFS is done by Gervasi and Nuseibeh [8]. It provides a systematic and automated method to construct a model from a PFS, and then checking some structural properties (for example, function’s domain is correct) of the constructed model. We think that their extraction technique can help in extracting functional properties; however, they do not check functional properties.
5 Conclusion

Based on our experience of inspecting the Wolsung SDS2 SRS, we have demonstrated that inspection has limitations. To verify functional properties, we developed a software tool with a graphical user interface that converts SCR-style requirements specifications into the PVS language. In addition, we provide a method for verifying functional properties in PFS using PVS. We believe that the procedure helps to construct high-quality safety-critical software.

Users of our approach need not be experts on formal methods or power users of PVS. Our graphical editor provides a user-friendly interface to allow editing of SCR-style specifications and automates the translation process. However, the proof process can be completed with a limited study of the proof pattern. The specifier translates PFS into PVS theorems manually, even though we can translate systematically using a cross-reference table.

Although we strongly believe that our approach delivers significant benefits to practitioners, the following further enhancements seem to be desirable:

- Development of translation rules so that a formal specification written in statecharts or modelcharts can be verified using the same approach
- More systematic method of translating from PFS to PVS theorems, to enhance completeness of the current cross-reference methods
- Additional study of proof patterns, to the verification
- Enhancements to the SRS-style editor, such as XML translation, to increase its practical utility

References